Newsflash

15 Vacancies for Trainee Pilots at Kolkata Port! Apply before 20.08.2010!

 
powered_by.png, 1 kB
Home arrow Sample Resumes arrow Fresher VLSI Design Engineer Resume
Fresher VLSI Design Engineer Resume PDF Print E-mail
Written by Administrator   
Friday, 09 November 2007

Sreenivas Bachch

E-mail: This e-mail address is being protected from spam bots, you need JavaScript enabled to view it
Phone: 9901293053

 Objectives:

To associate myself with an esteemed organization and to accept the challenges in the job by utilizing my education, analytical skills more meaningfully and work hard towards achieving the goals of the organization.

Training:

Currently pursuing a PG Diploma Course in VLSI Design from Silicon Labs, Bangalore.

M.E. Project    :    JPEG2000 Encoder Implementation.

In this Dissertation, an implementation for a reconfigurable fully scalable Integer Wavelet Transform (IWT) unit that satisfies the specifications of the JPEG2000 standard has been presented. This project aims to provide modules written in the (VHDL) that can be used to accelerate an existing software implementation of JPEG2000.

Wavelet Transform Encoder Implementation.

This project is implementing DWT using Le Gall 5/3 filter bank in VHDL. The filtering process based on the lifting factorization of wavelet filter banks. This is more efficient then conventional approach using convolution. Also, integer arithmetic used, hence no need for precision with more then 8 bits is required.

B.E. Project               :     FFT Implementation Using VHDL.

In this project, an implementation of 8-bit FFT with VHDL and simulated with text of test vectors, the tool we used is ACTIVE HDL v4.2.

Software Exposure    :

Languages :    

C, C++, Object Oriented Programming  Methodology, VHDL and Verilog.

Software/Tools Familiar With:    

Xilinx ise, Modelsim, Active HDL

Operating Systems :    

Windows, DOS, knowledge about some basic commands in UNIX.

Academic Details:

M.Tech in Electronics & Communication Engineering with an aggregate of 67% from DELHI COLLEGE ENGINEERING (DCE), Delhi, in 2006.

B.Tech in Electronics & Communication Engineering with an aggregate of 59.28% from VIJAY RURAL ENGG COLLEGE, J.N.T UNIVERSITY, Nizambad, A.P. in 2003.

Intermediate in M.P.C. with an aggregate of 68.7% from VASU JUNIOR COLLEGE, Nizamabad, A.P. in 1998.

Secondary School Certificate (S.S.C) with an aggregate of 73.67% from Z.P.P HIGH SCHOOL, Jakran Pally, A.P. in 1996.

Accomplishments :

Secured 97.84 percentile in GATE (ECE) - 2004
Secured 1088 rank in State Engineering Entrance     EAMCET-1999.

Extra Curricular Activities:   

 I got 1st prize in essay writing at school competition I was an active participant in Frolic 2003 & 2002.

Hobbies :

Listening music, Watching movies and Cooking

Personal Details:

Date of Birth: 15th May, 1981

Present Address:

#678, Ground Floor, 3rd Cross,
2nd Main, Domlur Layout,
Bangalore-560 071

Permanent Address:    

H. No.7-65, Main road,
Post &Mon Jakran Pally, Dist Nizamabad
Andhra Pradesh-503175

Phone Number:

+91-8463-271421 (Home).

Languages Known:

English, Hindi and Telugu.

Get your social network together. Join for free now. Moli.com

Last Updated ( Saturday, 18 April 2009 )
 
< Prev   Next >




© 2010 Career Drive India
Career Drive India is an initiative of Orangis Online